
### I/VIII




#### Multiple Section Network

Example with MLC and 3 ISR networks of different size and numbering DSP - digital signal processor

SI\_FLC- serial interface to process control network (not drawn)
St. ISR-serial interface to inter SDC network
St. DRV - serial interface to drive network (not drawn).

Fig. 1

the the trail that the trail that



# MLC - Multi Link Controller

DSP - digital signal processor

DTA\_DIST\_MGR - module to manage the data flow between the networks


SI ISR x-serial interface to inter SDC network x

COM MANAGER - modules to manage the communication over that interface

TX- transmit interface at communication interface

RX-receive interface at communication interface

Fig. 2



## SDC - SyncDrive Controller

DSP - digital signal processor

DRV\_COM\_MGR - module to manage the data flow from and to drive network

VSA\_MGR - module to manage the virtual synchronisation axis function

DTA\_DIST\_MGR - module to manage the data flow between the networks

SI\_PLC - serial interface to process control network

SI ISR - serial interface to inter SDC network

SI DRV - serial interface to drive network

COM\_MANAGER - modules to manage the communication over that interface

TX - transmit interface at communication interface RX - receive interface at communication interface

Fig. 3





Fig. 4

### V/VIII



#### DRC - Drive Controller

DSP - digital signal processor

CONV\_INTERFACE - module to manage the motor converter

DRV\_CONTROLLER - module to control the drive (torque, acceleration, speed, position, actual & set values, etc.)
DRV\_MANAGER - module to manage the drive function (technology, behaviour, diagnostics, etc.)
SI\_DRR - serial interface to drives network
COM\_MANAGER - modules to manage the communication over

that interface at communication interface RX - receive interface at communication interface.

Fig. 5

## VI/VIII




Fig. 6




Fig. 7




Fig. 8





Fig. 9



III Hart there than that that the